# 74LV4094

# 8-stage shift-and-store bus register

Rev. 8 — 18 March 2021

Product data sheet

### 1. General description

The 74LV4094 is an 8-bit serial-in/serial or parallel-out shift register with a storage register and 3-state outputs. Both the shift and storage register have separate clocks. The device features a serial input (D) and two serial outputs (QS1 and QS2) to enable cascading. Data is shifted on the LOW-to-HIGH transitions of the CP input. Data is available at QS1 on the LOW-to-HIGH transitions of the CP input to allow cascading when clock edges are fast. The same data is available at QS2 on the next HIGH-to-LOW transition of the CP input to allow cascading when clock edges are slow. The data in the shift register is transferred to the storage register when the STR input is HIGH. Data in the storage register appears at the outputs whenever the output enable input (OE) is HIGH. A LOW on OE causes the outputs to assume a high-impedance OFF-state. Operation of the OE input does not affect the state of the registers. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess  $V_{CC}$ .

### 2. Features and benefits

- Optimized for low voltage applications over a wide supply voltage range from 1.0 V to 3.6 V
- Accepts TTL input levels between  $V_{CC}$  = 2.7 V and  $V_{CC}$  = 3.6 V
- Typical output ground bounce < 0.8 V at  $V_{CC}$  = 3.3 V and  $T_{amb}$  = 25 °C
- Typical HIGH-level output voltage (V<sub>OH</sub>) undershoot: > 2 V at V<sub>CC</sub> = 3.3 V and T<sub>amb</sub> = 25 °C
- · CMOS low power dissipation
- · Direct interface with TTL levels
- Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
- Complies with JEDEC standards
  - JESD8-7 (1.65 V to 1.95 V)
  - JESD8-5 (2.3 V to 2.7 V)
  - JESD8C (2.7 V to 3.6 V)
- ESD protection:
  - HBM JESD22-A114E exceeds 2000 V
  - MM JESD22-A115-A exceeds 200 V
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C

# 3. Applications

- Serial-to-parallel data conversion
- Remote control holding register




8-stage shift-and-store bus register

# 4. Ordering information


**Table 1. Ordering information** 

Type number	Package										
	Temperature range	Name	Description	Version							
74LV4094D	-40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1							
74LV4094DB	-40 °C to +125 °C	SSOP16	plastic shrink small outline package; 16 leads; body width 5.3 mm	SOT338-1							
74LV4094PW	-40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1							

# 5. Functional diagram




### 8-stage shift-and-store bus register



## 6. Pinning information

### 6.1. Pinning



8-stage shift-and-store bus register

### 6.2. Pin description

Table 2. Pin description

Symbol	Pin	Description
STR	1	strobe input
D	2	data input
СР	3	clock input
QP0 to QP7	4, 5, 6, 7, 14, 13, 12, 11	parallel output
GND	8	ground supply voltage
QS1, QS2	9,10	serial output
OE	15	output enable input
V <sub>CC</sub>	16	supply voltage

## 7. Functional description

#### Table 3. Function table


H = HIGH voltage level; L = LOW voltage level; X = don't care; Z = HIGH-impedance OFF-state; NC = no change;

 $\uparrow$  = positive-going transition;  $\downarrow$  = negative-going transition;

Q6S = the data in register stage 6 before the LOW to HIGH clock transition;

Q7S = the data in register stage 7 before the HIGH to LOW clock transition.

Inputs					outputs	Serial out	tputs
CP OE		STR	D	QP0	QPn	QS1	QS2
<b>↑</b>	L	X	Х	Z	Z	Q6S	NC
$\downarrow$	L	X	Х	Z	Z	NC	Q7S
<b>↑</b>	Н	L	Х	NC	NC	Q6S	NC
<b>↑</b>	Н	Н	L	L	QPn -1	Q6S	NC
<b>↑</b>	Н	Н	Н	Н	QPn -1	Q6S	NC
$\downarrow$	Н	Н	Н	NC	NC	NC	Q7S



At the positive clock edge, the information in the 7th register stage is transferred to the 8th register stage and the QSn outputs.

Fig. 7. Timing diagram

8-stage shift-and-store bus register

## 8. Limiting values

#### **Table 4. Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	supply voltage		-0.5	+7	V
I <sub>IK</sub>	input clamping current	$V_I < -0.5 \text{ V or } V_I > V_{CC} + 0.5 \text{ V}$	-	±20	mA
I <sub>OK</sub>	output clamping current	$V_{O} < -0.5 \text{ V or } V_{O} > V_{CC} + 0.5 \text{ V}$	-	±50	mA
I <sub>O</sub>	output current	$V_{O} = -0.5 \text{ V to } (V_{CC} + 0.5 \text{ V})$	-	±25	mA
I <sub>CC</sub>	supply current		-	+50	mA
I <sub>GND</sub>	ground current		-50	-	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40  ^{\circ}\text{C to } +125  ^{\circ}\text{C}$ [1]	-	500	mW

<sup>[1]</sup> For SOT109-1 (SO16) package: P<sub>tot</sub> derates linearly with 12.4 mW/K above 110 °C. For SOT338-1 (SSOP16) package: P<sub>tot</sub> derates linearly with 8.5 mW/K above 91 °C. For SOT403-1 (TSSOP16) package: P<sub>tot</sub> derates linearly with 8.5 mW/K above 91 °C.

## 9. Recommended operating conditions

### Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>CC</sub>	supply voltage	[1]	1.0	3.3	3.6	V
VI	input voltage		0	-	V <sub>CC</sub>	V
Vo	output voltage		0	-	V <sub>CC</sub>	V
T <sub>amb</sub>	ambient temperature		-40	+25	+125	°C
Δt/ΔV	input transition rise and fall rate	V <sub>CC</sub> = 1.0 V to 2.0 V	-	-	500	ns/V
		V <sub>CC</sub> = 2.0 V to 2.7 V	-	-	200	ns/V
		V <sub>CC</sub> = 2.7 V to 3.6 V	-	-	100	ns/V

<sup>[1]</sup> The static characteristics are guaranteed from  $V_{CC}$  = 1.2 V to  $V_{CC}$  = 5.5 V, but LV devices are guaranteed to function down to  $V_{CC}$  = 1.0 V (with input levels GND or  $V_{CC}$ ).

8-stage shift-and-store bus register

## 10. Static characteristics

**Table 6. Static characteristics** 

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40	°C to 85	°C	-40 °C to	Unit	
			Min	Typ[1]	Max	Min	Max	
V <sub>IH</sub>	HIGH-level input	,		0.6	-	V <sub>CC</sub>	-	V
	voltage	V <sub>CC</sub> = 2.0 V	1.4	-	-	1.4	-	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	2.0	-	-	2.0	-	V
V <sub>IL</sub>	LOW-level input	V <sub>CC</sub> = 1.2 V	-	0.4	GND	-	GND	V
	voltage	V <sub>CC</sub> = 2.0 V	-	-	0.6	-	0.6	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	-	-	0.8	-	0.8	V
V <sub>OH</sub>	HIGH-level output	$V_I = V_{IH}$ or $V_{IL}$ ; all pins						
	voltage	I <sub>O</sub> = -100 μA; V <sub>CC</sub> = 1.2 V	-	1.2	-	-	-	V
		I <sub>O</sub> = -100 μA; V <sub>CC</sub> = 2.0 V	1.8	2.0	-	1.8	-	V
		I <sub>O</sub> = -100 μA; V <sub>CC</sub> = 2.7 V	2.5	2.7	-	2.5	-	V
		I <sub>O</sub> = -100 μA; V <sub>CC</sub> = 3.0 V	2.8	3.0	-	2.8	-	V
		V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; pins QPn						
		I <sub>O</sub> = -6 mA; V <sub>CC</sub> = 3.0 V	2.40	2.82	-	2.20	-	V
V <sub>OL</sub>	LOW-level output	$V_I = V_{IH}$ or $V_{IL}$ ; all pins						
	voltage	I <sub>O</sub> = 100 μA; V <sub>CC</sub> = 1.2 V	-	0	-	-	-	V
		$I_{O} = 100 \ \mu A; \ V_{CC} = 2.0 \ V$	-	0	0.2	-	0.2	V
		I <sub>O</sub> = 100 μA; V <sub>CC</sub> = 2.7 V	-	0	0.2	-	0.2	V
		$I_{O}$ = 100 $\mu$ A; $V_{CC}$ = 3.0 $V$	-	0	0.2	-	0.2	V
		V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; pins QPn						
		I <sub>O</sub> = 6 mA; V <sub>CC</sub> = 3.0 V	-	0.25	0.40	-	0.50	V
I <sub>I</sub>	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 3.6 \text{ V}$	-	-	±1.0	-	±1.0	μΑ
l <sub>OZ</sub>	OFF-state output current	$V_I = V_{IH}$ or $V_{IL}$ ; $V_O = V_{CC}$ or GND; $V_{CC} = 3.6 \text{ V}$	-	-	±5.0	-	±10.0	μA
I <sub>CC</sub>	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 3.6 \text{ V}$	-	-	20.0	-	160	μA
ΔI <sub>CC</sub>	additional supply current	per input; V <sub>I</sub> = V <sub>CC</sub> - 0.6 V; V <sub>CC</sub> = 2.7 V to 3.6 V	-	-	500.0	-	850	μA
Cı	input capacitance		-	3.5	-	-	-	pF

<sup>[1]</sup> All typical values are measured at  $T_{amb}$  = 25 °C.

8-stage shift-and-store bus register

# 11. Dynamic characteristics

**Table 7. Dynamic characteristics** 

Voltages are referenced to GND (ground = 0 V);  $C_L$  = 50 pF unless otherwise specified; for test circuit see Fig. 12.

Symbol	Parameter	Conditions		-40	°C to 85	°C	-40 °C t	o +125 °C	Unit
				Min	Typ[1]	Max	Min	Max	
t <sub>pd</sub>	propagation	CP to QS1; see Fig. 8	[2]						
	delay	V <sub>CC</sub> = 1.2 V		-	90	-	-	-	ns
		V <sub>CC</sub> = 2.0 V		-	31	58	-	70	ns
		V <sub>CC</sub> = 2.7 V		-	23	43	-	51	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	[3]	-	17	34	-	41	ns
		V <sub>CC</sub> = 3.3 V; C <sub>L</sub> = 15 pF		-	14	-	-	-	ns
		CP to QS2; see Fig. 8	[2]						
		V <sub>CC</sub> = 1.2 V		-	80	-	-	-	ns
		V <sub>CC</sub> = 2.0 V		-	27	51	-	61	ns
		V <sub>CC</sub> = 2.7 V		-	20	38	-	45	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V		-	14	30	-	36	ns
		$V_{CC} = 3.3 \text{ V}; C_L = 15 \text{ pF}$	[3]	-	13	-	-	-	ns
		CP to QPn; see Fig. 8	[2]						
		V <sub>CC</sub> = 1.2 V		-	115	-	-	-	ns
		V <sub>CC</sub> = 2.0 V		-	39	75	-	90	ns
		V <sub>CC</sub> = 2.7 V		-	29	55	-	66	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	[3]	-	22	44	-	53	ns
		$V_{CC} = 3.3 \text{ V}; C_L = 15 \text{ pF}$		-	18	-	-	-	ns
		STR to QPn; see Fig. 9	[2]						
		V <sub>CC</sub> = 1.2 V		-	105	-	-	-	ns
		V <sub>CC</sub> = 2.0 V		-	36	68	-	82	ns
		V <sub>CC</sub> = 2.7 V		-	26	50	-	60	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	[3]	-	20	40	-	48	ns
		$V_{CC} = 3.3 \text{ V}; C_L = 15 \text{ pF}$		-	17	-	-	-	ns
t <sub>en</sub>	enable time	OE to QPn; see Fig. 10	[2]						
		V <sub>CC</sub> = 1.2 V		-	100	-	-	-	ns
		V <sub>CC</sub> = 2.0 V		-	34	65	-	77	ns
		V <sub>CC</sub> = 2.7 V		-	25	48	-	56	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	[3]	-	19	38	-	45	ns
t <sub>dis</sub>	disable time	OE to QPn; see Fig. 10	[2]						
		V <sub>CC</sub> = 1.2 V		-	65	-	-	-	ns
		V <sub>CC</sub> = 2.0 V		-	24	40	-	49	ns
		V <sub>CC</sub> = 2.7 V		-	18	32	-	37	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	[3]	-	14	26	-	30	ns

### 8-stage shift-and-store bus register

Symbol	Parameter	Conditions		-40	°C to 85	°C	-40 °C t	o +125 °C	Unit
				Min	Typ[1]	Max	Min	Max	
t <sub>W</sub>	pulse width	CP HIGH or LOW; see Fig. 8							
		V <sub>CC</sub> = 2.0 V		34	9	-	41	-	ns
		V <sub>CC</sub> = 2.7 V		25	6	-	30	-	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	[3]	20	5	-	24	-	ns
		STR HIGH; see Fig. 9							
		V <sub>CC</sub> = 2.0 V		34	9	-	41	-	ns
		V <sub>CC</sub> = 2.7 V		25	6	-	30	-	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	[3]	20	5	-	24	-	ns
t <sub>su</sub>	set-up time	D to CP; see Fig. 11							
		V <sub>CC</sub> = 1.2 V		-	25	-	-	-	ns
		V <sub>CC</sub> = 2.0 V		22	9	-	26	-	ns
		V <sub>CC</sub> = 2.7 V		16	6	-	19	-	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	[3]	13	5	-	15	-	ns
		CP to STR; see Fig. 9							
		V <sub>CC</sub> = 1.2 V		-	50	-	-	-	ns
		V <sub>CC</sub> = 2.0 V		43	17	-	51	-	ns
		V <sub>CC</sub> = 2.7 V		31	13	-	38	-	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	[3]	25	10	-	30	-	ns
t <sub>h</sub>	hold time	D to CP; see Fig. 11							
		V <sub>CC</sub> = 1.2 V		-	-10	-	-	-	ns
		V <sub>CC</sub> = 2.0 V		5	-4	-	+5	-	ns
		V <sub>CC</sub> = 2.7 V		5	-3	-	+5	-	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	[3]	5	-2	-	+5	-	ns
		CP to STR; see Fig. 9							
		V <sub>CC</sub> = 1.2 V		-	-25	-	-	-	ns
		V <sub>CC</sub> = 2.0 V		5	-9	-	+5	-	ns
		V <sub>CC</sub> = 2.7 V		5	-6	-	+5	-	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	[3]	5	-5	-	+5	-	ns
f <sub>max</sub>	maximum	CP; see Fig. 8							
	frequency	V <sub>CC</sub> = 2.0 V		14	52	-	12	-	MHz
		V <sub>CC</sub> = 2.7 V		19	70	-	16	-	MHz
		V <sub>CC</sub> = 3.0 V to 3.6 V	[3]	24	87	-	20	-	MHz
		V <sub>CC</sub> = 3.3 V; C <sub>L</sub> = 15 pF		-	95	-	-	-	MHz
C <sub>PD</sub>	power dissipation capacitance	$C_L = 50 \text{ pF}; f = 1 \text{ MHz};$ $V_I = \text{GND to } V_{CC}$	[4]	-	83	-	-	-	pF

- [1] All typical values are measured at  $T_{amb}$  = 25 °C.
- [2] t<sub>pd</sub> is the same as t<sub>PLH</sub> and t<sub>PHL</sub>; t<sub>en</sub> is the same as t<sub>PZH</sub> and t<sub>PZL</sub>; t<sub>dis</sub> is the same as t<sub>PLZ</sub> and t<sub>PHZ</sub>.
   [3] All typical values are measured at V<sub>CC</sub> = 3.3 V.
   [4] C<sub>PD</sub> is used to determine the dynamic power dissipation (P<sub>D</sub> in μW).
   P<sub>D</sub> = C<sub>PD</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>i</sub> x N + Σ(C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>o</sub>) where:

f<sub>i</sub> = input frequency in MHz; f<sub>o</sub> = output frequency in MHz;

C<sub>L</sub> = output load capacitance in pF;

 $V_{CC}$  = supply voltage in V;

N = number of inputs switching;

 $\sum (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs.}$ 

8-stage shift-and-store bus register

### 11.1. Waveforms and test circuit





Fig. 8. Propagation delay input (CP) to output (QPn, QS1, QS2), output transition time, clock input (CP) pulse width and the maximum frequency (CP)




Measurement points are given in Table 8.

 $V_{\text{OL}}$  and  $V_{\text{OH}}$  are typical voltage output levels that occur with the output load.

Fig. 9. Propagation delay strobe input (STR) to output (QPn), strobe input (STR) pulse width and the clock set-up and hold times for strobe input


### 8-stage shift-and-store bus register



Measurement points are given in Table 8.

 $V_{OL}$  and  $V_{OH}$  are typical voltage output levels that occur with the output load.

Fig. 10. Enable and disable times



Measurement points are given in <u>Table 8</u>.


V<sub>OL</sub> and V<sub>OH</sub> are typical voltage output levels that occur with the output load.


Fig. 11. The data input (D) to clock input (CP) set-up times and clock input (CP) to data input (D) hold times

**Table 8. Measurement points** 

Supply voltage	Input	Output						
V <sub>CC</sub>	V <sub>M</sub>	V <sub>M</sub>	V <sub>X</sub>	V <sub>Y</sub>				
< 2.7 V	0.5V <sub>CC</sub>	0.5V <sub>CC</sub>	V <sub>OL</sub> + 0.1V <sub>CC</sub>	V <sub>OH</sub> - 0.1V <sub>CC</sub>				
2.7 V to 3.6 V	1.5 V	1.5 V	V <sub>OL</sub> + 0.3 V	V <sub>OH</sub> - 0.3 V				

### 8-stage shift-and-store bus register





Test data is given in Table 9.

Definitions for test circuit:

 $R_L$  = Load resistance.

 $C_L$  = Load capacitance including jig and probe capacitance.

 $R_T$  = Termination resistance should be equal to output impedance  $Z_0$  of the pulse generator.

 $V_{\text{EXT}}$  = External voltage for measuring switching times.

Fig. 12. Test circuit for measuring switching times

Table 9. Test data


Supply voltage	Input		Load		V <sub>EXT</sub>			
V <sub>CC</sub>	Vı	t <sub>r</sub> , t <sub>f</sub>	C <sub>L</sub>	R <sub>L</sub>	t <sub>PHL</sub> , t <sub>PLH</sub>	t <sub>PZH</sub> , t <sub>PHZ</sub>	t <sub>PZL</sub> , t <sub>PLZ</sub>	
< 2.7 V	V <sub>CC</sub>	≤ 2.5 ns	50 pF	1 kΩ	open	GND	2V <sub>CC</sub>	
2.7 V to 3.6 V	2.7 V	≤ 2.5 ns	15 pF, 50 pF	1 kΩ	open	GND	2V <sub>CC</sub>	

### 8-stage shift-and-store bus register

# 12. Package outline

### SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



u	JNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	q	V	w	у	Z <sup>(1)</sup>	θ
1	mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
in	ches	0.069	0.010 0.004	0.057 0.049	0.01		0.0100 0.0075	0.39 0.38	0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016	0.028 0.020	0.01	0.01	0.004	0.028 0.012	0°

#### Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE		EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT109-1	076E07	MS-012				<del>99-12-27</del> 03-02-19

Fig. 13. Package outline SOT109-1 (SO16)

### 8-stage shift-and-store bus register

#### SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm

SOT338-1





Fig. 14. Package outline SOT338-1 (SSOP16)

### 8-stage shift-and-store bus register

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1



#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN	ISSUE DATE
	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT403-1		MO-153				<del>99-12-27</del> 03-02-18

Fig. 15. Package outline SOT403-1 (TSSOP16)

8-stage shift-and-store bus register

## 13. Abbreviations

#### **Table 10. Abbreviations**

Acronym	Description	
CMOS	omplementary Metal Oxide Semiconductor	
DUT	Device Under Test	
ESD	ElectroStatic Discharge	
НВМ	Human Body Model	
MM	Machine Model	
TTL	Transistor-Transistor Logic	

# 14. Revision history

### Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes	
74LV4094 v.8	20210318	Product data sheet	-	74LV4094 v.7	
Modifications:	Type number 74LV4094DB (SOT338-1 / SSOP16) added.				
74LV4094 v.7	20210205	Product data sheet	-	74LV4094 v.6	
Modifications:	<ul> <li>Type number 74LV4094DB (SOT338-1 / SSOP16) removed.</li> <li>Section 1 and Section 2 updated.</li> <li>Section 8: Derating values for Ptot total power dissipation updated.</li> </ul>				
74LV4094 v.6	20181114	Product data sheet	-	74LV4094 v.5	
Modifications:	<ul> <li>The format of this data sheet has been redesigned to comply with the guidelines of Nexperia.</li> <li>Legal texts have been adapted to the new company name where ap</li> <li>Fig. 7 corrected.</li> </ul>				
74LV4094 v.5	20160318	Product data sheet	-	74LV4094 v.4	
Modifications:	Type number	er 74LV4094N (SOT38-4) r	emoved.		
74LV4094 v.4	20111219	Product data sheet	-	74LV4094 v.3	
Modifications:	Legal pages updated.				
74LV4094 v.3	20110307	Product data sheet	-	74LV4094 v.2	
74LV4094 v.2	20060629	Product data sheet	-	74LV4094 v.1	
74LV4094 v.1	19980623	Product specification	-	-	

### 8-stage shift-and-store bus register

## 15. Legal information

#### **Data sheet status**

Document status [1][2]	Product status [3]	Definition		
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.		
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.		
Product [short] data sheet	Production	This document contains the product specification.		

- Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at <a href="https://www.nexperia.com">https://www.nexperia.com</a>.

#### **Definitions**

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### **Disclaimers**

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal

injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nexperia.com/profile/terms">http://www.nexperia.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by sustained.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### **Trademarks**

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

74LV4094

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2021. All rights reserved

### 8-stage shift-and-store bus register

## **Contents**

1. (	General description	. 1
2. F	Features and benefits	1
3. /	Applications	1
4. (	Ordering information	. 2
5. F	Functional diagram	.2
6. F	Pinning information	. 3
6.1.	Pinning	. 3
6.2.	Pin description	. 4
7. F	Functional description	4
8. I	Limiting values	5
9. F	Recommended operating conditions	. 5
10.	Static characteristics	.6
11.	Dynamic characteristics	.7
11.1	. Waveforms and test circuit	9
12.	Package outline	12
13.	Abbreviations	15
14.	Revision history	15
	Revision history1	

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 18 March 2021

<sup>©</sup> Nexperia B.V. 2021. All rights reserved

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

# Nexperia: